# A Novel Readout Scheme with Controllable Delay Chains for High-Precision Time Resolution in Pixel Detectors\*

Ni Fang, Dong Wang, Thuo Zhou, Ran Chen, Shi-Qiang Zhou, Hui Wang, Chun-Lai Dong, and Fan Zhang PLAC, Key Laboratory of Quark & Lepton Physics (MOE),

Central China Normal University, Wuhan 430079, China

Hubei Collaborative Innovation Center for High-efficiency Utilization of Solar Energy,

Hubei University of Technology, Wuhan, 430068, China.

With the widespread application of pixel detectors in particle physics, imaging technologies, and other highprecision fields, improving time resolution and signal processing speed has become a critical challenge. Traditional readout schemes face a trade-off between precision and processing efficiency, highlighting the need for innovative solutions. This study presents a novel readout scheme for pixel detectors, aimed at enhancing time resolution and response speed to meet the demands of particle information reconstruction and real-time data analysis. The scheme uses controllable delay chains to facilitate multi-directional signal propagation, enabling precise particle localization based on differences in transmission paths, which in turn enhances the readout system's time resolution. Each pixel circuit integrates a low-noise charge-sensitive amplifier, a comparator, and a controllable delay unit, which together enable precise signal processing. Based on the TSMC 180 nm process, two transmission configurations are proposed: a four-directional delay chain configuration (ASIC-I) and a two-directional delay chain configuration (ASIC-II). These configurations address different signal propagation needs, further improving time resolution. Experimental results show that the ASIC-I chip, with a  $3 \times 3$  pixel array, achieves a single-pixel delay precision of 108.5 ps, a delay range of 4.55 ns to 31.10 ns (7 levels), and a time resolution of 160 ps. Stability tests under varying PVT (process, voltage, and temperature) conditions confirm the design's robustness, with a temperature coefficient ranging from 7 ps/°C to 44 ps/°C. These results validate the robustness and reliability of the proposed scheme for practical applications.

Keywords: charge-sensitive amplifier, delay chain, pixel detectors, PVT, time resolution

### I. INTRODUCTION

In fields such as high-energy physics experiments, astron-3 omy, and medical imaging, pixel detectors serve as a core 4 component, with their high-precision temporal and spatial 5 resolution being crucial for accurate particle trajectory and 6 energy measurements[1–6]. As the performance require-7 ments for detectors in these areas continue to increase[7– 8 9], traditional readout schemes face bottlenecks in response 9 speed and time resolution, especially in complex noise 10 environments[10, 11], making it increasingly difficult to <sup>11</sup> maintain high precision and efficient signal processing. In 12 recent years, significant progress has been made in pixel de-13 tectors by reducing pixel sizes and utilizing high-speed in-14 pixel readout circuits. However, many technical challenges 15 remain[12, 13]. For instance, in the ALICE experiment at 16 CERN, the ALPIDE chip equipped with the AERD readout mechanism achieved a prototype readout speed of 10 MHz, 18 with efforts underway to increase this to 40 MHz[14–18]. 19 Similarly, the eXTP mission successfully enhanced readout 20 speed and reduced data throughput using region of interest 21 (ROI) readout techniques[19–21].

In pixel-level time measurement, traditional technical solutions involve various technologies based on time-to-digital

24 converters (TDC), such as time counters[22], delay-locked loops (DLL)[23], and voltage-controlled oscillator (VCO) schemes[24], which play an important role in high-precision time measurement. For example, the TimePix4 chip combines time counter, DLL, and VCO structures, successfully 29 achieving a time resolution of 200 ps, with a single pixel <sub>30</sub> area of 55  $\mu$ m imes 55  $\mu$ m and a power consumption of 40  $_{31}$   $\mu$ W[25, 26]. Additionally, the TDCpix chip employs DLL 32 technology to achieve a time resolution of 97.7 ps, with a  $_{33}$  single pixel area of 300  $\mu m \times 300 \ \mu m$  and a power con-34 sumption of 1.44 mW[27, 28]. The TETPIX chip developed 35 by the Institute of High Energy Physics, Chinese Academy 36 of Sciences, uses time counter technology to reach a time  $_{37}$  resolution of 20 ns, with a single pixel area of 150  $\mu m \times$ 38 150  $\mu$ m[29]. In high-density pixel arrays, balancing time 39 measurement accuracy, power consumption, and readout effi-40 ciency is a core challenge in design. With continuous techno-41 logical advancements, the increasing complexity and cost of integrating large-area pixel arrays also restrict the widespread 43 application of new technologies.

In response to these challenges, This article presents a novel pixel detector readout scheme that combines control-lable delay chain technology with a multi-directional signal propagation mechanism. By introducing adjustable delay units within each pixel, the accuracy of signal propagation can be significantly improved, allowing for precise extraction of particle localization information based on differentiated signal propagation paths. Compared to traditional uni-directional delay schemes, this multi-directional propagation structure effectively reduces the impact of timing errors on time resolution, significantly enhancing overall readout accuracy and system robustness. The contributions of this research

<sup>\*</sup> This study is supported by the National Key Research and Development-Program of China (No. 2024YFE0110101,No. 2020YFE0202002) and in part by the Self-Determined Research Funds of Central China Normal University (CCNU) from the Colleges'Basic Research and Operation of Ministry of Education (MOE) under Grant 30106240154.

<sup>†</sup> Corresponding author, dongwang@ccnu.edu.cn

56 are mainly reflected in three aspects: First, we designed and 57 implemented a pixel readout circuit based on controllable de-58 lay chains, achieving multi-directional signal propagation and 59 localization by controlling the differences in the transmis-60 sion path lengths of the delay units. Second, we proposed two readout configurations: one using a dual-chain scheme 62 for forward and backward signal transmission, and the other 63 using a four-chain configuration suitable for omnidirectional 64 signal propagation; both configurations significantly enhance 65 readout efficiency. Finally, two prototype chips were fabricated using TSMC 180 nm process to evaluate the proposed scheme. ASIC-I employs a four-chain scheme with a pixel <sub>68</sub> array size of  $3 \times 3$ , a chip size of 1.52 mm  $\times$  1.38 mm, and 69 a power consumption of 4.98 mW. ASIC-II uses a dual-chain scheme with a pixel array size of  $1 \times 6$ , a chip size of 1.85 mm 1.00 mm, and a power consumption of 10.07 mW. The experimental results indicate that the solution based on controllable delay chain technology demonstrates excellent stability under different PVT (Process, Voltage, Temperature) condi-75 tions, especially regarding timing accuracy. In summary, this 76 research provides a practical pixel detector readout circuit de-77 sign scheme for high-precision timing and efficient data ac-78 quisition, and offers valuable technical references for future 79 high-resolution detector front-end circuit design.

# CIRCUIT IMPLEMENTATION

#### **Overal Architecture**

81

The overall design framework of the pixel detector front-83 end and readout circuitry is illustrated in Fig. 1, showing 84 the key components and their interconnections. The pixel 85 unit consists of three primary elements: a low-noise charge-86 sensitive amplifier (CSA), a comparator, and a controllable 124 erence voltage, ensuring that the signal remains within the 87 delay chain.




Fig. 1. Overall architecture of the pixel detector front-end and readout circuit.

89 tures an open-window structure, exposing the metal layer to 147 bidirectional propagation mode, the pulse signal generated

90 form a electrode. When charged particles pass through, they 91 deposit their charge on the electrode, which is subsequently 92 fed into the CSA for signal amplification. This charge is 93 directly proportional to the energy of the incident particles, 94 forming the basis for precise energy measurement [30–33]. To 95 improve testing convenience, a Guard ring is incorporated 96 around the exposed electrode [34–37]. The primary function 97 of the Guard ring is to couple with the electrode capacitively, 98 allowing an excitation signal to be introduced during testing 99 for circuit performance evaluation. Furthermore, applying a voltage to the Guard ring establishes a potential difference, 101 creating a focused electric field around the exposed electrode 102 to guide charges efficiently toward the collection area. This 103 improves the efficiency of charge collection by the electrode. 104 The design enhances the detector's sensitivity and energy res-105 olution by leveraging an optimized electric field and efficient 106 charge amplification, enabling more accurate measurement of 107 the incident particle energies.

The collected charge is fed into the CSA for signal amplifi-109 cation. The CSA is designed with optimized transistor sizing, 110 low-leakage feedback resistors  $(R_f)$  and capacitors  $(C_f)$  to maintain signal integrity and minimize noise. The  $C_f$  and  $R_f$ determine the amplifier's gain and time constant, providing stable and high-precision signal amplification while reducing noise through an optimized feedback network. The amplified 115 signal is transmitted to the comparator input via a coupling 116 capacitor ( $C_{\text{coupling}}$ ). The  $C_{\text{coupling}}$  primarily eliminates the 117 CSA baseline, ensuring stable signal processing and prevent-118 ing baseline drift from affecting the comparator's sensitivity.

To further enhance performance, a bias voltage adjustment  $_{
m 120}$  network is incorporated after the  $C_{
m coupling}.$  This network is 121 composed of NMOS transistors that precisely set the base-122 line voltage at the node following the coupling capacitor. The adjustment aligns the signal baseline with the comparator ref-125 comparator dynamic range. The comparator compares the amplitude of the analog signal from the CSA with a preset threshold and converts it into the corresponding digital output. This threshold is set by the comparator's internal bias network (COM\_AC\_BIAS) or an external reference voltage (COMP\_VREF), and can be adjusted according to the amplitude detection requirements of different application scenarios. When the input signal amplitude exceeds the threshold, the comparator outputs a high-level signal; otherwise, it outputs a low-level signal. This process effectively converts the analog signal into low-jitter digital pulses, accurately triggering events and supporting high-resolution timing analysis.

The output signal from the comparator is then transmitted to a controllable delay chain, where the pulse signal undergoes delay processing. The delay chain achieves the delay operation by adjusting the oscillation period of its internal oscillator, with the number of oscillation periods adjustable via an external signal (Counter\_Sel [2:0]). This flexibility allows the delay chain to meet the timing requirements of different appli-144 cations, providing high temporal resolution for downstream data processing. In addition, the delay chain also utilizes the In the front-end design, the top metal layer of the chip fea- 146 propagation characteristics of distributed delay paths. In the

149 the pulse signals from the previous pixel (Pixel\_DOWN\_IN) 204 time, the bias current is set to  $I_{\rm bias3}=120\,{\rm nA}$ . With an in-150 and the next pixel (Pixel\_UP\_IN) are also processed with a 205 jected charge of 1 ke<sup>-</sup>, the maximum transient current durto controllable delay module. Each time a pulse signal passes 206 ing the comparator's switching is 92.53  $\mu$ A, with a rise time through a pixel, it incurs a delay  $(\tau)$ . By analyzing the de- 207 of 102.53 ps. This design achieves a favorable compromise 153 lay differences in the final output signals (Pixel\_DOWN\_OUT 208 between performance and resource constraints, ensuring resition of the particles. As a result, the system can simulta- 212 single-pixel requirements in high-density detector systems. neously acquire both spatial and temporal information of the 159 incident particles.

# **Pixel Detector Front End**

160

195

In high-precision detector systems, the quality of front-161 162 end circuit design directly impacts the overall performance of 163 the detector. The pixel detector front-end circuit proposed in this study primarily consists of CSA and comparator, among other critical components. In this design, PMOS transistors were selected as the core components, owing to their inde-167 pendent N-well regions, which effectively isolate substrate 168 noise. Compared to NMOS transistors, PMOS devices ex-169 hibit a lower 1/f noise coefficient. Consequently, the CSA 170 employs a folded cascode structure with PMOS differential inputs, as illustrated in Fig. 2 (a). 171

In the circuit, transistors M1 and M2 serve as the differen- 213 172 173 tial input pair in the common-source configuration. Transistors M3 to M6 form the cascode current mirror, while M7 and 175 M8 constitute the cascode stage. Transistors M9 and M10 act as current source transistors, and M11 and M12 are configured as dummy transistors. This symmetrical circuit archi-178 tecture effectively suppresses common-mode noise and mit-179 igates the impact of power supply fluctuations. The folded 180 cascode architecture provides high output voltage gain and a larger output swing, thereby meeting the stringent perfor-181 mance requirements of the CSA. 182

However, it is noteworthy that the introduction of a differential structure increases the number of MOS devices, which could potentially lead to increased input noise. During parameter selection, the following key factors were considered: the bias current of the differential pair  $I_{bias1}$  is proportional to the transconductance of transistors M1 and M2. While a higher gain reduces the noise of the input transistors, it also increases power consumption due to the higher current. Balancing these considerations,  $I_{\text{bias}1}$  is set to 160 nA. Additionally, the bias current  $I_{\text{bias}2}$  supplied by the cascode current mirror formed by M3 to M6 is inversely proportional to the gain of the input transistors. Therefore,  $I_{\text{bias}2}$  is set to 140 nA. Finally, the bias voltages are configured as VB1 = 1 V and VB2 = 629 mV.

The comparator circuit, shown in Fig. 2(b), uses a fivetransistor differential pair as the input stage, suppressing common-mode noise and enhancing sensitivity for precise 200 amplitude discrimination. The second stage is a common- 226 201 source amplifier that boosts gain, while the final inverter stage 227 four modules; an oscillation ring, a counter, a decision unit, 202 sharpens the output signal for fast digitalization. To bal- 228 and a output delay circuit, with the overall framework shown

148 by the current pixel experiences a delay; at the same time, 203 ance power consumption, settling time, and edge response and Pixel\_UP\_OUT), relevant information can be extracted. 2009 liable operation for high-performance pixel detector applica-This functionality not only allows for precise measurement 210 tions. This compact design optimizes bias currents and tranof the arrival time of particles but also determines the hit po- 211 sistor sizes to balance precision, speed, and power, meeting




Fig. 2. (a) Schematic of the CSA front-end circuit. (b) Comparator circuit diagram.

# In-pixel Controllable Delay Chain

The controllable delay chain is a core component of the 215 pixel readout circuit, primarily responsible for the precise 216 delayed transmission of pulse signals generated by pixel 217 hit events. Through predefined transmission paths, the de-218 lay chain can extract timing information of particle hits 219 and obtain hit position information by analyzing the delay 220 differences between different paths. In the design, strate-221 gies involving bidirectional paths (Down and Up) and four-222 directional paths (Down, Up, Right, Left) are employed to 223 enhance the system performance and flexibility. For example, in a  $3 \times 3$  pixel array, the transmission method is shown 225 in Fig. 3.




Fig. 3. Transmission direction diagram.

The structure of the controllable delay chain consists of

290 racy, flexibility, and reliability of the delay control mecha- 286 timing uncertainty caused by load effects, thereby enhancing 231 nism. The following sections will elaborate on the working 287 the stability and quality of signal transmission. principles, functions, and performance characteristics of each sub-circuit in detail.

The oscillation ring is the basic module of the delay chain, 235 used to generate periodic oscillation signals, with its frequency determined by the propagation time of the delay units 236 in the loop. The oscillation ring designed here consists of a 237 two-input NAND gate and an even number of standard delay units, with the oscillation period determined by the sum of the delay of the NAND gate and the total delay of the standard delay units. Specifically, two types of components from the digital library are used as standard delay units: CLK-BUF (clock buffer) and DEL\_cell (delay unit). The CLKBUF is mainly used to enhance signal driving capability, providing minimal delay while ensuring stable signal propagation; whereas DEL\_cell can provide greater delay. By reasonably combining these two units, the delay parameters can be flexibly adjusted.

In this design, units CKBD12BWP7T(CLK12) and DEL4BWP7T(DEL4) are selected (the specific structure is 250 shown in Fig. 5). Both units are based on a cascaded inverter structure, and their delay is determined by the number of inverters and the sizes of the NMOS and PMOS transistors in the inverter stages. Therefore, the oscillation period can be 301 expressed by the following formula:

249

259

261

267

269

$$T = (T_{\text{NAND}} + T_{\text{CLK12}} \times 10) \times 2 \tag{1}$$

where  $T_{\text{NAND}}$  is the delay of the two-input NAND gate, and 257  $_{258}$   $T_{\rm CLK12}$  is the delay of each CLK12 unit.

During the optimization of design area and power con-260 sumption, the area and average current consumption of the CLK12 and DEL4 cells were measured. The simulation results show that the area of CLK12 is 12.9  $\mu$ m  $\times$  4.45  $\mu$ m, while the area of the DEL4 cell is 11.22  $\mu$ m  $\times$  4.46  $\mu$ m. At the same time, their average current consumption is 827.1 nA (CLK12) and 830 nA (DEL4), meeting the requirements for low power design.

To assess the reliability of the delay unit, we conducted simulation tests under different PVT process corners (TT, SS, FF), with the results shown in Fig. 6. Although the delay unit exhibits a high temperature coefficient under temperature variations, leading to a slight decrease in the stability of individual delay values, the overall linearity of the delay remains at a high level and is consistent across different process and temperature conditions, aligning with the expected trend. 323

276 achieve precise measurement and control of the pixel pulse 325 of 1.52 mm × 1.38 mm, and extends to four transmission di-277 signal transmission delay. The counter records the number 326 rections: Down, Up, Right, and Left. ASIC-II uses the DEL of oscillation cycles of the oscillation ring within a preset 327 delay unit, with a chip area of 1.85 mm × 1.0 mm, supporting time window and converts it into a digital value (Counter\_Q 328 Down and Up transmission directions. Although both have [2:0]), which serves as the basis for delay control. Subse- 329 the same basic working principle, ASIC-I further implements quently, the decision unit compares the counter's output with 330 the measurement and verification of delay characteristics for 282 a set threshold (Counter\_Sel [2:0]) to determine whether the 331 multi-directional transmission paths, significantly enhancing 283 target delay has been reached. To optimize signal process- 332 the system's spatial resolution capability for signal propaga-284 ing performance, the counter output is buffered before further 333 tion characteristics.

229 in Fig. 4. These modules play a crucial role in the accu- 285 processing to shorten the signal conversion time and reduce

The output delay circuit plays a crucial role in the stable op-<sup>289</sup> eration of the delay chain, effectively preventing the accumulation of signal delays that could lead to new input pulses occurring before the reset signal (RST\_AND) has ended, which 292 could trigger an unintended reset. To compensate for prop-293 agation time differences in the delay chain, additional delay 294 units are introduced in the output path to ensure that the re-295 lease of the reset signal precisely matches the output of the 296 delay chain, thus maintaining the synchronization and stabil-297 ity of the circuit. The overall timing diagram is shown in 298 Fig. 7.

#### TEST RESULTS

#### **Experimental Setup**

The purpose of this experiment is to verify the performance 302 of the designed delay circuit chip by measuring the differ-303 ences in propagation delays of signals along different paths, and to assess the measurement accuracy of the chip in obtain-305 ing particle hit time and position information during the pixel 306 information readout process. The experiment uses a testing 307 platform built on an FPGA main control board. The struc-308 ture of the testing platform is shown in Fig. 8. The main control board generates precise and controllable pulse sigalo nals, simulating the pulse output generated by the comparator when charged particles collide with the pixels. By adjust-312 ing the time intervals between the pulse signals, it is possi-313 ble to simulate particle injections at different times, thereby 314 further studying the differences in propagation delays of sig-315 nals along different transmission paths. To ensure high pre-316 cision and real-time measurement of delays, the experiment 317 selected the KEYIGHT MSO-X 4054A oscilloscope, which 318 has a bandwidth of 500 MHz and a single-channel real-time sampling rate of 5 GSa/s (in this test, four channels are sampled simultaneously at a sampling rate of 2.5 GSa/s), allowing 321 for high-precision capture of pulse signal delay differences of

This experiment designed two chips, ASIC-I and ASIC-II. The counter works in conjunction with the decision unit to 324 ASIC-I is based on the CLKBUF delay unit, with a chip area




Fig. 4. Structure of in-pixel controllable delay chain.





Fig. 5. (a) Circuit schematic of CKBD12BWP7T. (b) Circuit schematic of DEL4BWP7T.



process corners. (b) Delay characteristics of DEL4BWP7T under different process corners. The simulation was performed with a load of 0.

Results

334

stability and positioning accuracy of the designed delay cir- 361 highest point. cuit. The set transmission paths have been described in Sec- 362




Fig. 7. Overall timing sequence of the system.

344 When a particle strikes a position within the pixel matrix, the 345 pulse signal propagates along predefined paths to the desig-346 nated output nodes. By measuring the delay differences in 347 the vertical and horizontal directions, the precise impact position of the particle can be determined. This method utilizes 349 the principle that the signal propagation time is proportional Fig. 6. (a) Delay characteristics of CKBD12BWP7T under different 350 to the path length, achieving precise particle positioning and high-accuracy time measurement through the analysis of delay differences in multiple directions.

In the process of time statistics, due to the time sampling interval of the oscilloscope being 400 ps, this experiment per-355 formed fitting processing on the collected pulse waveforms to accurately obtain the time gap between two signals. The analysis found that the signal waveforms approximately conform The focus of this experiment is to conduct a quantitative 358 to a Gaussian distribution, so we used a Gaussian function analysis of the propagation characteristics of ASIC-I by mea- 359 to fit the waveforms and determined the peak position of the suring the delay differences along different paths to verify the 360 waveforms, which corresponds to the time information of the

In the specific implementation, around the highest point 340 tion II C. As shown in Fig. 9, the oscilloscope captured the 363 of the original waveform, we took 4 points to the left and 4 waveform data of the ASIC-I chip hitting Pixel 1. As shown 364 points to the right, totaling 9 points for Gaussian fitting. Dur-342 in Fig. 10, the oscilloscope captured the waveform data of 365 ing the fitting process, the x-coordinates of the original data 343 the ASIC-I chip simultaneously hitting Pixel 2 and Pixel 8. 366 were proportionally reduced to 1/10 of their original value,





Fig. 8. Test platform. (a) Overall test platform diagram. (b) ASIC-II layout view. (c) ASIC-I layout view.



rections. (Note: In the oscilloscope interface, the yellow, red, green, 379 of data. The collected data was fitted to calculate the delay and blue traces represent the output waveforms of the Up, Right, 380 difference in the Up and Down transmission directions. Fig-Left, and Down transmission paths, respectively.)

367 thereby improving the time resolution from the sampling in- 384 with the results shown in Fig. 13. The test results indicate 368 terval of 400 ps to 40 ps. Finally, we extracted the peak times 385 that the system can accurately detect the delay differences of  $_{369}$  of the two signals,  $t_1$  and  $t_2$ , through Gaussian fitting, and  $_{386}$  pulse signals along different paths, effectively inferring the 370 calculated the time gap  $\Delta t = t_2 - t_1$ . This method effec- 387 impact position of particles. The test results are highly con-371 tively overcame the measurement errors that could arise from 388 sistent with theoretical analysis, validating the system's high 372 the limited sampling interval, significantly enhancing the ac- 389 precision in acquiring positional information, with a delay 373 curacy and reliability of time interval measurements, and pro-390 measurement accuracy of about 160 ps. Performance simula-374 viding reliable data support for the performance verification 391 tions indicate that the delay precision of a single pixel reaches 375 of delay circuits. The specific implementation is shown in 392 108.5 ps. Additionally, the delay time exhibits excellent lin-376 Fig. 11.




Fig. 10. Oscilloscope capture of pixel 2 and pixel 8 simultaneous hit. (Note: In the oscilloscope interface, the yellow, red, green, and blue traces represent the output waveforms of the Up, Right, Left, and Down transmission paths, respectively.)




Fig. 11. Signal fitting process and time interval calculation.

Using an oscilloscope, data was collected when different Fig. 9. Waveform capture of pixel 1 hit in multiple transmission di- 378 pixels were hit, with each hit pixel recording 1000 frames 381 ure. 12 shows the statistical distribution results of the delay 382 differences. Meanwhile, an analysis of the delay differences 383 in the right and left transmission directions was conducted, 393 earity, with nonlinear errors controlled within 0.1%, further 394 demonstrating the stability of the delay circuit's performance. 410




Fig. 12. Statistical distribution of delay differences in Up and Down transmission directions. (Notice: The Counter\_Sel is set to 001.)




Fig. 13. Delay difference linearity of four transmission directions. 433 (Notice: The Counter\_Sel is set to 001.)

395

designed delay circuit chip, we conducted unit delay mea- 437 different temperature conditions, and detailed analysis was surements for all configurations (001 to 111) by adjusting 438 performed on the signal paths for different hit positions. For the Counter\_Sel signal. The variation of Counter\_Sel controls 499 various delay configurations, the unit delay was measured unthe number of cycles of the internal oscillation ring, thereby 440 der multiple temperature conditions, as shown in Fig. 16. The changing the delay duration of the unit delay module. During 441 test results indicated that as the temperature increased, the dethe testing process, we sequentially set Counter\_Sel to 001, 442 lay also increased, which was consistent with the prior sim-010, 011, 100, 101, 110, and 111, and measured the delay 443 ulation results for individual components. Compared to the differences for each configuration. At the same time, by an- 444 delay data at the standard temperature of 25 °C, the delay dealyzing the transmission process of different pixel hit paths, 445 viation fluctuated between 0.4 ns and 2.5 ns. Under the same we calculated the time required for a pulse to complete one 446 delay configuration, the nonlinearity range across different 406 transmission within a pixel. Combining the delay configura- 447 temperature conditions was between 0.5% and 0.7%, with tions for all pixel hit cases, we statistically obtained the mean 448 an overall temperature coefficient ranging from 7 ps/°C to value of the unit time, its error range, and the corresponding 449 44 ps/°C. This comprehensive testing thoroughly assessed the 409 current values for each configuration, as shown in Fig. 14.

The test results indicate that the delay circuit exhibits ex-411 cellent response characteristics and timing accuracy under 412 different selection signal conditions. Among them, the controllable delay range of the ASIC-I chip is from 4.55 ns to 31.1 ns, providing high timing adjustment flexibility. Although there is a slight deviation in linearity, the nonlinear error is controlled within 2.85 %, further demonstrating the high stability and adjustable accuracy of the circuit in practical applications. Under the same testing conditions, the controllable delay range of the ASIC-II chip was measured to 420 be from 5.74 ns to 174.2 ns, significantly expanding the ad-421 justable range.




Fig. 14. Statistical analysis of unit delay mean and standard deviation for different Counter\_Sel configurations. (a) Mean unit delay and error range. (b) Corresponding current values. The current refers to the current measured when the external voltage is input to the binding board.

To further verify the stability and reliability of the delay circuit, this study conducted PVT testing, taking into account the effects of different processes, voltage, and temperature conditions on delay jitter. Specifically, the study focused on the impact of temperature variations on the performance of the delay circuit. During the experiment, a high-low temperature test platform (as shown in Fig. 15) was employed, with an FPGA controlling the generation of pulse signals and adjusting the Counter\_Sel size to precisely control the delay duration. The temperature range of the test platform was set from -30 °C to 80 °C, with a step size of 10 °C. Additionally, standard operating temperature data at 25 °C was also tested to simulate real-world operating conditions.

Oscilloscope measurements were taken in real time to cap-To further verify the controllable delay performance of the 436 ture the output waveforms of each transmission node under 450 dynamic response characteristics of the circuit under temper-




Fig. 15. High and low temperature testing platform.

ature variations and quantified the changes in delay character-452 istics with temperature. These results provide reliable theo-453 retical and experimental support for enhancing the robustness 454 and adaptability of the circuit.

#### IV. CONCLUSION

455

463

479

480

481

482

483

484

485

486

487

489

490

491

493

494

495

496

497

498

In this study, we present a novel pixel detector readout 471 narios. scheme that significantly enhances electronic readout reso- 472 ing particle detection system performance.

Experimental results validate the effectiveness of the de- 478 physics, medical imaging, and other advanced fields.

464 sign, achieving a timing resolution of 160 ps and a single-465 pixel delay unit precision of 108.5 ps. The controllable de-




Fig. 16. Unit delay and error at different temperatures.

466 lay range spans from 4.55 ns to 31.1 ns (7 levels). Stability 467 tests under varying PVT conditions further demonstrate the 468 design's robustness, with a temperature coefficient ranging 469 from 7 ps/°C to 44 ps/°C. These findings highlight the sys-470 tem's reliability and adaptability for diverse operational sce-

Furthermore, integrating advanced digital signal processlution and response speed by integrating controllable delay 473 ing techniques within the pixel front-end establishes a scalchains within each pixel. The proposed architecture addresses 474 able and modular framework for high-precision detection key challenges of traditional pixel detectors, including limited 475 technologies. The proposed design not only enhances readtiming resolution and susceptibility to noise, thereby improv- 476 out speed and resolution but also sets the stage for develop-477 ing next-generation pixel detectors applicable to high-energy

<sup>[1]</sup> X.T. Li, W. Wei, Y. Zhang et al., A 5.12-GHz LC- 499 based phase-locked loop for silicon pixel readouts of 500 high-energy physics. NUCL SCI TECH. 33, 82 (2022). 501 https://doi.org/10.1007/s41365-022-01074-2

<sup>[2]</sup> H.B. Yang, F.T. Mai, J.W. Liao et al., Heavy-ion beam 503 test of a monolithic silicon pixel sensor with a new 130 nm High-Resistivity CMOS process. Nucl. In- 505 strum. Methods Phys. Res. Sect. A 1039, 167049 (2022). 506 https://doi.org/10.1016/j.nima.2022.167049

<sup>[3]</sup> Z.K. Feng, H.B. Liu, F. Xie et al., In-orbit Back- 508 ground and Sky Survey Simulation Study of POLAR- 509 2/LPD. The American Astronomical Society. 960, 87 (2023). 510 hhttps://dx.doi.org/10.3847/1538-4357/acfc43

F. Mele, J. Quercia, L. Abbene et al., Advances in High- 512 [10] Energy-Resolution CdZnTe Linear Array Pixel Detectors with 513 Fast and Low Noise Readout Electronics. Sensors 23, 2167 (2023). https://doi.org/10.3390/s23042167

<sup>[5]</sup> Z. Zhou, S.Q. Zhou, D. Wang et al. Low-noise and low-power 516 [11] M. An, C. Chen, C. Gao et al., A low-noise CMOS pixel sensor chip for gas pixel detectors. NUCL SCI TECH 35, 517 58 (2024). https://doi.org/10.1007/s41365-024-01418-0

<sup>[6]</sup> H.B. Feng, H.B.Liu, D.Wang et al. Gas microchannel platepixel detector for X-ray polarimetry. NUCL SCI TECH 35, 39 (2024). https://doi.org/10.1007/s41365-024-01407-3

<sup>[7]</sup> R. He, X.Y. Niu, Y. Wang et al. Advances in nuclear detection and readout techniques. NUCL SCI TECH 34, 205 (2023). https://doi.org/10.1007/s41365-023-01359-0

S. Dong, P. Yang, Y. Zhang et al. Design and characterisation of the JadePix-3 CMOS pixel sensor. Nucl. Instrum. Methods Phys. Res. Sect. A 1048, 167967 (2023). https://doi.org/10.1016/j.nima.2022.167967

H. Wang, D. Wang, R. Chen et al., Electronics system for the cosmic X-ray polarization detector. Nucl. Sci. Tech. 34, 64 (2023). https://doi.org/10.1007/s41365-023-01221-3

H. Wang, Z. Wang, C. Gao et al., Design and tests of the prototype beam monitor of the CSR external-target experiment. Nucl. Sci. Tech. 33, 36 (2022). https://doi.org/10.1007/s41365-022-01021-1

pixel direct charge sensor, Topmetal-II-. Nucl. Instrum. Methods Phys. Res. Sect. A 810, 144-150 (2016).

https://doi.org/10.1016/j.nima.2015.11.153

519

520 [12] J. L. Porter, Q. Looker, L. Claus et al., Hybrid CMOS detectors 575 for high-speed X-ray imaging. Rev. Sci. Instrum. 94, 061101 576 521 (2023). https://doi.org/10.1063/5.0138264

574

- 523 [13] M. Fiederle, T. Baumbach. Perspective of perovskite-based X- 578 [26] ray hybrid pixel array detectors. Frontiers in Physics. 12, 2296-524 424X (2024). https://doi.org/10.3389/fphy.2024.1395690 525
- Y.A. Murin, C. Ceballos Sanchez, Modern Microelectronics for MPD-ITS. Monolithic Active Pixel Sensors and 582 527 Readout System. Phys. Part. Nuclei 55, 1061-1065 (2024). 583 [27] G. Aglieri Rinella, S. Bonacini, P. Jarron et al, TDCpix 528 https://doi.org/10.1134/S1063779624700692 529
- Active Pixel 585 530 [15] M. Mager. ALPIDE, the Monolithic Sensor for the ALICE ITS upgrade. Nucl. Instrum. 586 531 Methods Phys. Res. Sect. A 824, 434-438 (2016).532 https://doi.org/10.1016/j.nima.2015.09.057
- 534 [16] X.M. Wei, B. Li, Y.J. He et al, A simulation system and 589 its applications for signal readout of CMOS pixel sensors in 590 535 high energy physics experiments. 2019 14th ICIEA, Xi'an, 591 536 China, 1714-1719 (2019). doi: 10.1109/ICIEA.2019.8833896. 592 [29] 537 https://doi.org/10.1109/ICIEA.2019.8833896 538
- 539 [17] P. Yang, W.P. Ren, X.M. Sun et al, A Monolithic Active 594 Pixel Sensor prototype for the CEPC vertex detector. Nucl. 595 Instrum. Methods Phys. Res. Sect. A 924, 82-86 (2019). 596 [30] 541 https://doi.org/10.1016/j.nima.2018.10.006 542
- P. Yang, G. Aglieri, C. Cavicchioli et al, Low-power pri- 598 543 [18] ority Address-Encoder and Reset-Decoder data-driven read- 599 544 out for Monolithic Active Pixel Sensors for tracker system. 600 [31] 545 Nucl. Instrum. Methods Phys. Res. Sect. A 785, 61-69 (2015). 546 https://doi.org/10.1016/j.nima.2015.02.063
- M. Minuti, L. Baldini, R. Bellazzini et al. XPOL-III: A new- 603 549 larimetry. Nucl. Instrum. Methods Phys. Res. Sect. A 1046, 605 550 167674 (2023). https://doi.org/10.1016/j.nima.2022.167674 551
- [20] C. Sgrò, L. Baldini, R. Bellazzini et al. X-ray single photon de-552 553 (2023). https://dx.doi.org/10.1088/1748-0221/18/12/C12015 554
- [21] S.N. Zhang, M. Feroci, A. Santangelo et al, eXTP: 610 555 Timing and Polarization mission. 611 Enhanced X-ray 556 557 tion 2016: Ultraviolet to Gamma Ray, 99051Q (2017). 613 558 https://doi.org/10.1117/12.2232034 559
- X. Llopart, J. Alozy, R. Ballabriga et al, Timepix4, a large area 615 [35] 560 [22] pixel detector readout chip which can be tiled on 4 sides pro-561 viding sub-200 ps timestamp binning. Journal of Instrumen- 617 tation. 17, C01044 (2022). https://dx.doi.org/10.1088/1748- 618 563 0221/17/01/C01044 564
- 565 [23] M.D. Zhu, X. Qin, L. Wang et al., A time-to-digital-converter 620 utilizing bits-counters to decode carry-chains and DSP48E1 621 566 slices in a field-programmable-gate-array. 16, P02009 (2021). 622 567 https://dx.doi.org/10.1088/1748-0221/16/02/P02009 568
- T. Kim, J. Kim, A shared TDC-based fast-lock all-569 DCC-embedded digital DLL using a delay line. 625 570 Microelectronics Journal. 149, 1879-2391 (2024). 626 571 https://doi.org/10.1016/j.mejo.2024.106251
- 573 [25] J. Hu, X. Wang, D. Li et al., A 50-ps Gated VCRO-

- Based TDC With Compact Phase Interpolators for LiDAR. IEEE Transactions on Circuits and Systems I: Regular Papers. 69, 5096-5107 (2022).https://doi.org/10.1109/TCSI.2022.3200944
- R. Ballabriga, J.A. Alozy, F.N. Bandi et al, The Timepix4 analog front-end design: Lessons learnt on fundamental limits to noise and time resolution in highly segmented hybrid pixel detectors. Nucl. Instrum. Methods Phys. Res. Sect. A 1045, 167489 (2023). https://doi.org/10.1016/j.nima.2022.167489
- pixel detector ASIC with 100 ps time stamping. Nucl. Instrum. Methods Phys. Res. Sect. A 1053, 168331 (2023). https://doi.org/10.1016/j.nima.2023.168331
- A. Kluge, G. Aglieri Rinella, S. Bonacini et al, The TD-587 [28] Cpix readout ASIC: A 75 ps resolution timing front-end for the NA62 Gigatracker hybrid pixel detector. Nucl. Instrum. Methods Phys. Res. Sect. A 732, 511-514 (2013). https://doi.org/10.1016/j.nima.2013.06.089
  - W. Wei, J. Zhang, S. Cui et al, A hybrid pixel detector with 4D information for dynamic synchrotron radiation applications. Journal of Instrumentation. 17, C09001 (2022). https://dx.doi.org/10.1088/1748-0221/17/09/C09001
  - C. Gao, G. Huang, X. Sun. Topmetal-II-: charge sensor for high energy physics and imaging applications. Journal of Instrumentation. 11, C01053 (2016). https://dx.doi.org/10.1088/1748-0221/11/01/C01053
  - W.P. Ren, W. Zhou, B. You et al. Topmetal-M: A novel pixel sensor for compact tracking applications. Nucl. Instrum. Methods Phys. Res. Sect. A 981, 164557(2020). https://doi.org/10.1016/j.nima.2020.164557
- generation VLSI CMOS ASIC for high-throughput X-ray po- 604 [32] S.G. Zou, Y. Fan, X.-M. Sun et al. A highly pixelated CdZnTe detector based on Topmetal-II- sensor. Chinese Physics C. **41**, 046003 (2017). https://dx.doi.org/10.1088/1674-1137/41/4/046003
- tection with XPOL-III. Journal of Instrumentation. 18, C12015 608 [33] J. Liu, Z. Zhou, D. Wang et al. Prototype of single-event effect localization system with CMOS pixel sensor. NUCL SCI TECH 33 136 (2022). https://doi.org/10.1007/s41365-022-01128-5
  - SPIE 9905, Space Telescopes and Instrumenta- 612 [34] K. Chen, L. Lang, D. Zhu et al., Prototype Design of the Readout System for Nv DEx-100 Experiment. IEEE T. Nucl. Sci. 71, 2442-2448 (2024). https://doi.org/10.1109/TNS.2024.3471570
    - N. Fang, D. Wang, X.M. Sun et al., 50.3 ps time resolution and an 11-channel time measuring chip for Topmetal detectors. Journal of Instrumentation. 19, C03047 (2024). https://dx.doi.org/10.1088/1748-0221/19/03/C03047
    - 619 [36] H. Zhang, Y.Z. Zhang, H.B. Yang et al., Hi'Beam-A: A Pixelated Beam Monitor for the Accelerator of a Heavy-Ion Therapy Facility. IEEE T. Nucl. Sci. 68, 2081-2087 (2021). https://doi.org/10.1109/TNS.2021.3085030
    - 623 [37] Y. Tian, W. Zhou, Q. Wang et al., A novel silicon pixel sensor for beam monitoring applications at heavy-ion accelerators. Journal of Instrumentation. 19, C04039 (2024). https://dx.doi.org/10.1088/1748-0221/19/04/C04039